CMOS imagers are becoming increasingly popular in astronomy. A very low noise level is required to observe extremely faint targets and to get high-precision flux measurements. Although CMOS technology offers many advantages over CCDs, a major bottleneck is still the read noise. To move from an industrial CMOS sensor to one suitable for scientific applications, an improved design that optimizes the noise level is essential. Here, we study the 1/f and thermal noise performance of the source follower (SF) of a CMOS pixel in detail. We identify the relevant design parameters, and analytically study their impact on the noise level using the BSIM3v3 noise model with an enhanced model of gate capacitance. Our detailed analysis shows that the dependence of the 1/f noise on the geometrical size of the source follower is not limited to minimum channel length, compared to the classical approach to achieve the minimum 1/f noise. We derive the optimal gate dimensions (the width and the length) of the source follower that minimize the 1/f noise, and validate our results using numerical simulations. By considering the thermal noise or white noise along with 1/f noise, the total input noise of the source follower depends on the capacitor ratio C G /C FD and the drain current (Id). Here, C G is the total gate capacitance of the source follower and C FD is the total floating diffusion capacitor at the input of the source follower. We demonstrate that the optimum gate capacitance (C G ) depends on the chosen bias current but ranges from C FD /3 to C FD to achieve the minimum total noise of the source follower. Numerical calculation and circuit simulation with 180nm CMOS technology are performed to validate our results.
INTRODUCTION
Traditionally, in scientific applications such as astronomy and astrophysics CCDs have been used as the detector of choice for their excellent performance with high quantum efficiency (QE) and low read noise. Due to rapid and significant technology advancement over the last decade CMOS detectors are becoming increasingly popular in astronomy [1] , [2] . This is because CMOS detectors offer number of inherent advantages compare to CCDs in terms of low cost, low power, flexible readout capability and the potential to do integrated signal processing. Although CMOS sensors are rapidly overtaking the commercial market, a major bottleneck is still the read noise [3] for scientific imaging. The night sky offers an abundant number of field-of-views with a huge range in brightness (e.g. dense stellar clusters). It also shows coherent brightness variations. In astronomy, observing very close pairs of stars with a large brightness ratio demands high dynamic range of the detector. One would like to reduce the noise level to increase the dynamic range of the image sensor.
One of the most common objectives in CMOS sensor design for scientific application is to minimize the equivalent noise charge (ENC). During last few years, different circuit techniques effectively reduce the contribution of pixel offset, reset noise and thermal noise. However, 1/f noise, originated from in-pixel source follower still dominates the read noise [4] , [5] . Usually optimum gate dimension of the source follower is chosen as the possible design solution to reduce 1/f noise. In existing literatures most of the works on the noise optimization and noise analysis have been done with over simplified classical noise models but they are not in agreement with simulator noise models [6] . Identifying the exact association between the geometry of the source follower, technology parameter (i.e. the oxide thickness) and the input referred noise charge, gives some room to do better optimization. We understand that the current spice simulator noise models need to be analytically examined to achieve accuracy and agreement. In this work, the 1/f and thermal noise performance of the source follower of a CMOS pixel are studied in detail with advanced simulation models. In this paper Section 2 presents the analog readout chain of the typical CMOS image sensor and discusses the effect of correlated double sampling (CDS) on 1/f noise. Analytical 1/f noise calculation and optimization is presented in Section 3. There, the analysis has been started with classical noise model. Then, gradually we have extended our study towards the enhanced analysis of 1/f noise of the source follower (SF) for deep submicron technology with BSIM3v3 simulation model. In Section 4, analysis of total noise (1/f noise and thermal noise) of the source follower (SF) and the optimization technique have been discussed. We have simulated CMOS pixel circuit with current available technology and results have been presented in Section 5. This is followed by the conclusion of our discussion in Section 6.
READOUT CHAIN AND EFFECT OF CDS ON 1/F NOISE
The typical readout chain contains a 4T CMOS pixel with pinned photodiode (PPD), column level pre-amplifier and correlated double sampling (CDS) or sample-and-hold circuits. Figure 1 shows the schematic diagram of the readout chain. When row selector switch (S) is 'ON' the sense node (FD) is reset to a voltage V R . After auto-zeroing of the column preamplifier, the reset voltage level is sampled. Then, the transfer gate (TX) is 'ON' to allow the generated charge from PPD to sense node. Signal voltage (V S ) at sense node is then sampled and finally both samples (reset and signal) are differentiated. It is well understood that 1/f noise of the source follower has significant contribution to the read noise of the CMOS image sensor (CIS). Even with applying CDS technique, 1/f noise, generated from in-pixel source follower dominates the read noise. To analyze the 1/f noise in CIS we first discuss the CDS effect on 1/f noise.
CDS as a noise reduction technique is indispensable in image sensor to reduce kTC noise, as well as fixed pattern noise (FPN) and 1/f noise [7] , [8] . Sample-and-hold circuits are typically used to implement the CDS operation as depicted in Figure 1 . More generic form of CDS is called as correlated multiple sampling (CMS). In CMS both the reset and detected signal levels are sampled for multiple times. Then, the difference of the average of the both levels is calculated to do pixel-related noise cancelation. The sampling timing of CMS operation is shown in Figure 2 , where T 0 is the sampling period. 
Where, M is the total number of sampling, V R (i) and V S (i) are the detected reset level and signal level respectively for the i th sample. In the readout chain signal is low-pass filtered before sampling. By considering a 1 st order low pass filter with the cutoff angular frequency ω c , 1/f noise power of CMS after M times sampling is given by [9] ,
Here, x c =ω c MT 0 /2 and is the power spectral density (PSD) of the input 1/f noise source.
Now for CDS operation we take one sample for each signal so, M=1. Then the 1/f noise power for CDS is given by,
Eqs.3 corresponds to the "double delta" [10] and the special case of "differential average" [10] . Then the solution for 1/f noise with M=1 is,
Where C =0.577215… is Euler's Constant and . From Eqs. 4 we can see that 1/f noise power after CDS operation is a function of . Based on the numerical calculation of Eqs.4, Figure 3 shows the normalized 1/f noise power as a function of . In usual design steps of readout circuit for CMOS image sensor, the value of is chosen such that to achieve precise cancellation of the fixed pattern noise (FPN). For example, with , the settling error is significantly low (~0.1%) and at that point from Figure 3 we can get . This arbitrary value is used for further numerical calculation as in examples.
1/F NOISE ANALYSIS OF THE IN-PIXEL SOURCE FOLLOWER
In the following analysis noise source of the source follower is assumed as statistically independent and uncorrelated to the other noise sources. Our analysis starts with classical noise model and extended to the advanced BSIM model, what is indeed the main focus of this work.
1/f noise analysis with classical models and optimization
The in-pixel source follower (MOSFET) needs to be optimized to get minimum mean-square noise charge contribution. Input referred equivalent 1/f noise charge of the MOSFET depends on total physical capacitance associated to its input. Figure 4 shows the pixel structure with capacitance, connected to the input of the source follower (M2). Typically this total input capacitance is set by the sensor elements and interconnects. Total physical capacitance connect to the gate of M2 (source follower), shown in Figure 4 is, (6) Here, C FD is the floating diffusion capacitor of the pixel at sense node. This C FD includes junction capacitance of the reset transistor (M1) drain, the gate source overlap capacitances of the transfer gate (TX) and M1, and the parasitic capacitance of the interconnect routing. Cgs is the gate-source capacitance per unit area, Cgd is the gate-drain capacitance per unit width, W is the channel width of M2, and L is the channel length of M2. The classical noise power spectral density (PSD) of 1/f noise of a MOS transistor given by,
Where k f is a constant related to the interface state density of the MOSFET structure, Cox is the gate capacitance per unit area, f is the frequency, and is denoted as flicker noise parameter. Considering CDS operation in Eqs.4 and Eqs.5 we get PDS of the 1/f noise of the source follower in a CMOS image sensor as,
Now, we try to enhance the noise analysis step by step for modern submicron CMOS technology. In Eqs.6 it can be seen that the total input capacitance is the collection of floating diffusion capacitance and gate capacitance. To get an accurate model, any term depends on the geometry (W, L) of the input MOSFET must be included in the gate capacitance C G . The extrinsic part of gate capacitance is known as the overlap capacitances. Overlap capacitances are proportional to the width W of the MOSFET and are not negligible in submicron CMOS technology. (a)
We consider gate-channel capacitance and overlap capacitances for noise analysis. In Figure 5 (a) C4 and C5 are overlap capacitances and are only proportional to the width of the transistor. C6 is the gate-channel capacitance and its total value is splited between drain and source in a way that depends on the region of operation of the MOSFET. Usually, we define the normalized capacitances Cov as Overlap capacitance per unit length (fF/μm), Cox as Gate to channel capacitance per unit area (fF/μm2), Gate-source capacitance (C GS ) and gate-drain capacitance (C GD ) have a base value of the overlap capacitance CovW. To that the gate to channel capacitance CoxWL according to the region of operation needs to be added. In-pixel source follower operates in saturation region. By considering improved model of gate capacitance for saturation region, the total capacitance at the input of the source follower is (see Figure 5 (b)),
We can write the mean-square 1/f noise charge as,
As extrinsic capacitances are proportional to the width of the MOSFET, so we will try to find the optimum W for each L.
Here geometry dependent part is, 14) The plot in Figure 6 derived from Eqs.14 for n-channel MOSFET in Tower's 180nm technology (TSL018), demonstrates the impact of L on the optimum 1/f noise charge with optimum W. For this illustration we can say intuitively that as L increases the 1/f noise decreases more rapidly than the increase in gate capacitance. Figure 7 shows the variation of the expression of Eqs.10 as a function of W and L of the source follower for Tower's TSL018 CMOS technology with , , , and . As mentioned earlier to achieve precise FPN cancelation as an example with , the settling error is significantly low and from Figure 3 and Eqs.5 we consider Similarly we also derive equivalent 1/f noise charge equation of the source follower with classical capacitor model to compare with the above. We also analytically calculate the noise power contribution for same available technology. Figure 8 shows the variation of that noise expression as a function of W and L of the source follower for a process technology with , , , , . It is now safe to conclude that the best 1/f noise performance can be obtained by optimizing the layout to have smallest C FD and using lowest W with optimum L. Using enhanced capacitor model we observed that traditional smaller MOSFET approach makes the 1/f noise performance worst compare to the noise with classical capacitor model. In the above analysis of extended 1/f noise optimization for submicron technology included intrinsic and extrinsic gate capacitance but still did not take into account the bias dependent component. In deep submicron technologies this dependence can be relevant especially during transitions between different inversion states. It could be a good next step to extend the analysis further by including the bias dependent component with advanced noise model used in today's circuit simulators .
1/f Noise analysis including current source transistor
The above noise analysis did not include the current source transistor (M3 in Figure 4) . In this point, we decided to analytically examine the contribution of the current source transistor in total 1/f noise before proceed with the enhanced noise model. Considering current source transistor for 1/f noise analysis total noise PSD is given by [6] , 
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To find optimum value of , analytically solving the Eqs.20 is complex in nature, so we numerically calculated the expression and plot in Figure 9 to see the effect of the current source transistor (M3) on 1/f noise. We selected W 2 as technology given minimum W min =0.22µm for Tower 180nm technology. Figure 9 shows the length of the current source transistor (M3) in CMOS pixel has little effect on the overall 1/f noise and can be designed freely according to the current load requirement. May be a further detail analysis would be needed to have more clear view on the 1/f noise contribution of the current source transistor. We put that out-of-scope for this paper as in-pixel source follower is the main focus. 
1/f noise analysis for deep submicron technology with BSIM simulation model
Most of the current CMOS image sensor technology use BSIM3 or BSIM4 model [11] for circuit simulation. It is practical and accurate to investigate the noise model, used in BSIM3 or BSIM4. When the device is biased in saturation, the channel can be divided into the pinch-off and the non-pinch-off regions. The noise model can thus includes the noise equations for the two channel regions. The drain current noise density is defined in BSIM3v3 model as, (21) (22) Here,
Where, NOIA, NOIB, and NOIC are the noise parameters, which have empirical values according to the specific technology. EF is the flicker noise frequency exponent, No is the charge density at the source side, N l is the charge density at the drain end, ΔL clm is the channel length reduction due to channel length modulation. The input referred noise voltage spectral density is define as,
When the effects of the carrier velocity saturation in the channel is negligible, the MOSFET's transconductance is presented as, From above expression the absolute minima of can be searched by setting the bias current at minimum. Where, (28) Eqs.28 is the current for which noise equation is valid. R min is the minimum value of inversion coefficient and n is the sub-threshold slope.
is a reference current given by [12] as,
Replacing with in Eqs.27 we get,
In Eqs.31, X and Y are considered as constant with respect to the circuit design parameter. All the associated value in X and Y are either absolute constant or technology dependent constant parameters. From Eqs.17 we can rewrite the mean-square 1/f noise charge as,
Then, in this above noise expression, the geometry dependent part can be written as, To find the point where nullify, we solved this for and and we get the optimum length for minimum noise charge for each W is,
Above analysis in this section provides a technique to find the optimum design point of the source follower to get minimum 1/f noise in CMOS image sensor. It also analyzes the effect of the current source transistor on the overall 1/f noise. This concludes that the current source transistor (M3) in CMOS pixel has little effect on the overall 1/f noise and can be designed freely according to the current load requirement.
ANALYSIS OF TOTAL NOISE OF THE SOURCE FOLLOWER (SF) FOR DEEP SUBMICRON TECHNOLOGY WITH BSIM SIMULATION MODEL TO OPTIMIZE
To study the total noise contribution of the source follower of a typical CMOS pixel we need to consider white noise or thermal noise along with the 1/f noise. In general white noise is a sum of series and parallel white noise contribution. For source follower, series noise is mainly thermal noise and parallel noise is shot noise or leakage noise. We can safely ignore shot noise for noise optimization by circuit design as it not depends on the circuit design parameters. As mentioned earlier that in current-time most of the current CMOS image sensor technology use BSIM3 or BSIM4 model for circuit simulation so it is practical to investigate the noise model, used in BSIM3 or BSIM4.
Here we used BSIM3v3 models for analysis. There are total four combinations of noise models depending on the particular 1/f noise and thermal noise model. The model parameter NOIMOD is used to select the particular combination (See Table 1 ). We found that most of the current image sensor technology use NOIMOD=3 combination so, we did the analysis for these noise models, indicated in Table 1 (marked in yellow). The complete analysis to optimize the BSIM3 1/f noise model has been discussed in earlier section. Here we discuss the thermal noise (white series noise) and finally the total noise optimization. In Spice2 simulation model thermal noise current density is define as:
If source and substrate are in same potential then Vsb=0 so, . In saturation region is negligible and . So, thermal noise current density is, (38) Source follower's voltage noise spectral density in strong inversion and in saturation is given by:
Here is the thermal current noise spectral density and g m is the transconductance of the source follower. We can write the mean-square white noise charge as: (40) Where total capacitor at gate of the SF is and is the time parameter, referred to peaking time. After replacing the expression of g m we rewrite, , the mean-square 1/f noise charge density of the SF is expressed as, (44) Where, .
The total noise contribution of the source follower is the sum of the white noise and 1/f noise. From Eqs.42 and Eqs.44,
In case of the constant pecking time the total noise is a function of and . The optimum I d and C G to achieve minima of can be found using gradient method by nullify its partial derivatives with respect to and . For given , (46) Where, .
After solving Eqs.46 and nullify it, we get the optimum bias current as,
Then,
On the other hand for a given bias current total noise can be minimized at an optimum gate capacitance . That can be calculated by gradient minimization method as is used earlier. We take the partial differentiation of total noise charge density with respect to and nullify then we get a cubic equation below.
Where, and . With the condition, defined in Eqs.28 and Eqs.29
If we replace the value of I s from Eqs.51 in Eqs.50, we get the condition for gate capacitance as,
For Eqs.49 we can get two limit solutions. 
DESIGN PARAMETERS AND SIMULATION RESULTS
The total noise model also depends on the in-pixel source follower's bias current (From Eqs.45) in contrast to the earlier noise model for large device. Therefore, it is understood that we can only find design conditions for relative minima. When optimum bias current is higher than the minimum allowable current described in Eqs.50, 1/f noise become dominating compare to the white series noise component. If the optimum current is lower than the minimum current it must be set as according to the condition in Eqs.50. If we express the ratio of as then we can represent the quasi-optimum gate capacitance as,
When means at which we can see from section 4 that the total noise has no white noise component and 1/f noise is dominant. So, and the optimum gate capacitance will be . It can be observed that if drain current is increased further, the quasi-optimum capacitor ratio tends toward as the white or thermal noise becomes dominant. So considering bias dependency it is understood that for a given current relative minima of the total noise will be obtained with optimum . From above study, bias current can be expressed as, (54) Rearranging the Eqs.53 and replacing the expression we write,
Where, From Eqs.54 and Eqs.55, after replacing , we get,
Eqs.56 can be used to find best as design parameter to minimize the total noise for specific bias condition. Figure 10 is the plot of Eqs.56. In the figure it can be noticed that at , the optimum gate capacitance is equal to the floating diffusion capacitance, . When bias current is larger than its optimum value as , the best tends to because whereas when , the C G tends towards as expected because . The parametric simulation of CMOS pixel circuit is done to find out how total noise, generated from SF depends on the capacitor matching optimization with different biasing current (drain current). Figure 11 shows that the equivalent noise charge density not only depends on C G /C FD ratio but also on the drain current of the source follower. Therefore, the biasing-current needs to be considered as an important design parameter to find the correct capacitor matching ratio and to get the optimized noise.
In Figure 12 we plotted capacitor matching ratio CG/CFD with respect to the bias current. It is noticed that to get a particular noise level we need to design different capacitor matching ration for different biasing current. In Figure 12 the particular noise level is used as 12e-equivalent noise charge (ENC). Figure 12 : Simulated capacitor matching ratio at different drain current to get 12-e equivalent noise charge at the input of the source follower
CONCLUSION
In this work, CMOS in-pixel source follower's white noise and flicker (1/f) noise are analytically studied with BSIM3v3 models. Enhanced capacitor model for the gate capacitance of the source follower is considered in calculation of the equivalent noise power. Our detailed analysis shows the dependence of the 1/f noise on the geometrical size of the source follower is not limited to minimum channel length, compared to the classical approach to achieve the minimum 1/f noise. We derive the optimal gate dimensions (the width and the length) of the source follower that minimize the 1/f noise, and validate our results using numerical simulations. In the presence of both the white noise and 1/f noise, total noise is shown as bias dependent. It is also shown that optimum C G depends on the chosen bias condition but ranges as (see Eqs.49). As a possible design steps, Eqs.56 is derived which can be used to find best gate capacitance C G as a design parameter to minimize the total noise for specific bias condition. Finally the parametric simulation of CMOS pixel circuit is done with Tower's 180nm technology (TSL018). This simulation demonstrated, how total noise, generated from SF, depends on the capacitor matching optimization with different biasing current (drain current) which also validated our analytical findings. In particular, it has been concluded that analytical study of the exact noise model, used in simulator, gives more detail and accurate predictive design parameter to achieve optimized noise performance of the CMOS in-pixel source follower.
